Achieving Predictable Multicore Execution of Automotive Applications Using the LET Paradigm

Alessandro Biondi and Marco Di Natale

Scuola Superiore Sant'Anna, Pisa, Italy







Introduction

• The introduction of safety-critical functions in automotive systems, together with the advent of multicore platforms, brings the need to **rethink** the development and execution paradigms for embedded functionality



- Several issues in switching to multicores...
 - Lack of appropriate modeling for partitioning applications
 - Legacy SW with causality implicitly verified on single core
 - Need for a portable timing model
 - Achieving timing predictability is not trivial
- ...plus increasingly stringent legal regulations and certifiability requirements



Logical Execution Time

- Logical Execution Time (LET) introduced as a method to eliminate output jitter and provide time determinism in the implementation of control algorithms [Henzinger et al. 2003]
- LET can be realized with *different* scheduling strategies provided that the desired semantic is respected



Logical Execution Time

- Recent renewed attention on LET by automotive industry
- Several players are adopting LET to provide deterministic end-toend latencies of chains of **communicating tasks**
- LET seems a promising solution to also solve other issues in the design and development of real-time systems (e.g., SW portability, interface with control engineers, etc.)



This Talk



Scheduling strategy for realizing LET communication in **multicore** platforms to achieve execution predictability



Implementation on Aurix Tricore TC275 and evaluation with a pseudo-realistic case study (WATERS Challenge 2017 by Bosch)

LET AS AN OPPORTUNITY TO CONTROL MEMORY CONTENTION

Memory Contention

- **Contention** in accessing *shared memories* strongly harms the predictability of software running upon multicores
- Any-time access to shared memories carries considerable
 pessimism in timing/schedulability analysis

Testbed: Aurix Tricore TC27x



- Shared buffer of 20Kb in global memory
- Core 0 is under analysis and accesses a portion of the buffer
- Cores 1 and 2 are continuously writing into the buffer to generate interference



Controlling Memory Contention

- <u>Selling point</u>: scheduling LET communication at the beginning of periodic instances allows *localizing* the access to shared memories in <u>precise time windows</u>
- Such time windows are determined by the tasks' periods
 - they are hence predictable (off-line)
 - and can host explicit arbitration to avoid contention





LET Tasks: Synchronization

- One task running at the *highest priority* in each core to implement LET communication
- Access to shared memory is regulated by lightweight spin-based synchronization



LET and AUTOSAR RTE

- The tasks implementing the LET communication can be automatically generated as part of the AUTOSAR RTE
- Our approach is prone for being implemented in a modelbased design flow
- Integration within AUTOSAR
 - RTE takes care of *mirroring* local copies according to the LET paradigm
 - RTE offers an API to access the local copies
 - Local copies are accessed with explicit communication



IMPLEMENTATION

Implementation

- **<u>Reference platform</u>**: Infineon Aurix TC275
 - Asymmetric Tricore with scratchpads
 - Widely adopted by the automotive industry
 - Can be configured to match the abstract model introduced before



- **<u>RTOS</u>**: Implementation based on ERIKA Enterprise v2
 - OSEK certified
 - De-facto representative of the typical behavior of AUTOSAR OSes
 - Open-source



Aurix TC27x



Implementation (1)

The implementation required facing with three major issues:

- 1. <u>Synchronization of task activations across cores</u>
 - Solved using remote procedure call (RPC) features available in ERIKA
 - Single timer connected to an OSEK counter handled in CPU #0
 - CPU #0 uses RPC to activate the tasks in all the cores by means of OSEK alarms (inter-core interrupts are leveraged)



Implementation (2)

The implementation required facing with three major issues:

- 2. Inter-core synchronization to access global memory
 - Similar strategy as for Mellor-Crummey & Scott locks
 - Spin variables allocated to local scratchpads
 - Each core can directly access all local scratchpads, hence making notification of a spinning core easy (baton passing)
 - Need to pay attention to achieve sequential consistency (barriers with DSYNC)



1:	procedure LET_TASK_P_X()
2:	do_write_tick()
3:	busy_wait($spin_P_x$ _write == 0)
4:	$spin_P_x$ write = 0
5:	do_write()
6:	notify_next_processor_write()
7:	
8:	do_read_tick()
9:	busy_wait(spin_P_x_read == 0)
10:	$spin_P_x_read = 0$
11:	do_read()
12:	notify_next_processor_read()
13:	end procedure

Case Study

- Implementation tested with a case study
- Mock application generated from the model provided by Bosch for the WATERS 2017 challenge – representative of an engine control application
 - ~20 tasks partitioned into the three cores of the TC275
 - \sim 5000 labels (atomic variables) used by the tasks to communicate
- Experimental setup
 - Infineon TriBoard v2 with TC275 @ 200MHz
 - ERIKA Enterprise v2.7
 - HIGHTECH Aurix C compiler v4.6
 - Lauterbach PowerTrace-II & PowerDebug

Code Generation



Experimental Results

- The adoption of the LET paradigm significantly increase time determinism it's an additional system feature!
- From a scheduling (timing) perspective, our realization faces with two conflicting trends



Worst-case delays due to memory contention are reduced. Pessimism is <u>removed by design</u> and schedulability analysis is simplified.



High priority workload is required to perform LET communications, which may harm latency-sensitive tasks (priority inversion).

Experimental Results

- What's the impact of the proposed approach in terms of run-time overhead and memory footprint?
- Obspite the benefits in controlling memory contention, is the priority inversion introduced by LET communication harmful?

Exec time first frame of LET tasks (most expensive)						
core net execution time $[\mu s]$						
1	3.8					
2	108.76					
3	148.2					



Footprint (in bytes)

	text	data	bss
LET	393064	4904	88328
Explicit	359872	4784	80752

+7.5% (can be lower for a real appplication) Mostly due local copies of labels and code of LET communication

Conclusions

- Presented a scheme for *practical* implementation and analysis of LET communication for **multicore** systems
- LET taken as an opportunity to control memory contention
- Implemented upon ERIKAv2 on Infineon Tricore TC275 and tested with a case study based on an application model by Bosch

Take-away messages

- Impact on run-time overhead has been found negligible
- The only concern may be the increase of footprint
- There are a lot of open problems and possible improvements

Future works

- Ad-hoc schedulability analysis under the proposed scheme
- Holistic synthesis methodology that optimizes label placement, the generation of the LET communication stack, # of buffers, and possibly the runnable placement

Thank you!

Alessandro Biondi alessandro.biondi@sssup.it

Do you want to know more about this work? Check it out our RTAS2018 paper!



Achieving Predictable Multicore Execution of Automotive Applications Using the LET Paradigm

> ndro Biondi and Marco Di Natale uola Superiore Sant'Anna, Pisa, Italy alessandro.biondi, marco.dinatale}@sssup.i

Implementation (2)

The implementation required facing with three major issues:

- 2. <u>Realization of GMF tasks</u>
 - Memory vs. time trade-off
 - <u>Possible approach</u>: scheduling table
 - Potentially needs to store information up to the hyper-period
 - It would introduce a lot of duplicate information
 - Hint: We are dealing with specific instances of GMF tasks!
 - Leveraging some analytical properties of LET timing, GMF tasks can be implemented with counters for each pair of communicating tasks



LET Tasks: Synchronization

- One GMF Task running at the highest priority in each core to implement LET communication
- Access to shared memory is regulated by lightweight spin-based synchronization



Update shared copy of data (copy from local memory to global memory)



Read shared copy of data (copy from global memory to local memory)



Avoid contention when accessing the global memory (explicit *synchronization*) **removing pessimism** in the analysis



Limited jitter



Potential priority inversion due to high-priority communication

OTHER CONTRIBUTIONS

LET semantic options & analysis



Memory-aware RTA

 <u>Objective</u>: extend the response-time analysis for partitioned fixed-priority scheduling to <u>explicitly account</u> for delays due to memory contention

Analysis design principles:

- 1. Use a simple task model (no execution traces)
 - Contention-free WCET
 - Period and deadline
 - Per-job max. number of accesses to global memory
- 2. Do not inflate WCETs but rather account for contention at the stage of response-time analysis [inflation-free analysis, Brandenburg 2013]



- Provides a taste of the impact of any-time memory accesses on response times
- Still, it is affected by considerable intrinsic pessimism...

Memory-aware RTA

With the proposed approach the analysis is simplified:

- Standard RTA for partitioned fixed-priority scheduling...
- ...plus a high-priority GMF task
- Parameters of the GMF tasks can be derived as a function of
 - Periods of the periodic tasks
 - Labels accessed by each task
 - Configuration of the inter-core synchronization mechanism



Clarifications on LET Semantics

- **Warning**: different scheduling decisions for LET communications may lead to completely different LET semantics!
- The <u>order</u> with which read and write operations are performed is really important
 - Different orders also lead to different worst-case end-to-end latencies in task
 chains
- A clear formalization of the adopted semantic is needed to avoid misunderstanding when talking about LET

To shed the light on possible **pitfalls**, the paper also discusses <u>three</u> different LET **semantic options**, focusing on the impact of scheduling decisions on end-to-end latencies

Memory Contention on TC27x

- Shared buffer of 20Kb allocated in LMU (global memory)
- Core 0 is under analysis and accesses a portion of the buffer
- Cores 1 and 2 are continuously writing into the buffer to generate interference
- The buffer is accessed in a sequential fashion



Handling counters

```
1: procedure DO_WRITE_TICK()
      \langle ... \rangle
2:
3: \operatorname{cnt\_write\_T6\_T8} = \operatorname{cnt\_write\_T6\_T8} -1
4: if (cnt_write_T6_T8 == 0) then
            k_{6.8} = (k_{6.8} + 1) \mod k_{6.8}^{max}
5:
            cnt_write_T6_T8 = jobs_T6_T8[k_{6,8}] \cdot T_6/T_1^{\text{LET}}
6:
            write_flags_T6 \mid = TURN_ON_FLAG_T6_T8
7:
    end if
8:
     \langle ... \rangle
9:
10: end procedure
```

The WCET Issue

Test by Lockheed Martin Space Systems on 8-core platform



Memory contention



Platform & System Model



Inter-task Communication



Tasks communicate by means of labels, i.e., <u>atomic</u> shared variables (size \leq processor word)

- Realistic applications include thousands of labels, as witnessed by the 2017 WATERS Challenge data provided by Bosch
- Communications through labels originate causality dependencies and task chains, typically also across different cores



Realizing LET Communication

Understanding & Modeling the **timing** of LET communications

Coordination of LET communications

CCIOSS CORES (controlling the access to global memory)

LET Timing: Logical View

<u>Understanding LET timing</u>: not all reads and writes are actually necessary



LET Timing: Scheduling





