IWES 2018 Siena, 13-14 September 2018



Tiziana Fanni¹, Alfonso Rodríguez², Carlo Sau¹, **Francesca Palumbo³,** Luigi Raffo¹, Eduardo de la Torre¹

¹Università degli Studi di Cagliari, ²Universidad Politécnica de Madrid, ³Università degli Studi di Sassari

Providing Advanced Adaptivity in Cyber-Physical Systems with Multi-Grain Reconfiguration



Horizon 2020 European Union funding for Research & Innovation

Outline

- Concepts & Definition
 - The Adaptation Loop
- Adaptive CPS: The CERBERO approach
 - Self-Adaptation in CERBERO H2020
 - Adaptation Fabrics in CERBERO H2020
- HW Adaptation in CERBERO
 - ARTICo3
 - MDC-compliant CG adaptation
- Mixed-Grain Adaptivity
 - ARTICo3 + MDC integration
- Assessment & Conclusion
 - Results on the PoC
 - Best of Both
 - Next Step

Outline

Concepts & Definition

- The Adaptation Loop
- Adaptive CPS: The CERBERO approach
 - Self-Adaptation in CERBERO H2020
 - Adaptation Fabrics in CERBERO H2020
- HW Adaptation in CERBERO
 - ARTICo3
 - MDC-compliant CG adaptation
- Mixed-Grain Adaptivity
 - ARTICo3 + MDC integration
- Assessment & Conclusion
 - Results on the PoC
 - Best of Both
 - Next Step

Cross-layer modEl-based fRamework for multi-oBjective dEsign of Reconfigurable systems in unceRtain hybRid envirOnments (CERBERO)

Integrated model-based *methodology* and initial *framework* for multi-objective design, incremental prototyping and continuous DevOps of *Adaptive Cyber Physical Systems*

- *From* (User Requirements)
- SoS and System level
- Application / Service level
- Real Time Manager level
- To Real Time Software and Hardware implementation



Self-Adaptation in Cyber-Physical Systems



ENVIRONMENTAL AWARENESS: Influence of the environment on the system, i.e. daylight vs. nocturnal, radiation level changes, etc. Sensors are needed to interact with the environment and capture conditions variations.

USER-COMMANDED: System-User interaction, i.e. user preferences, etc. Proper human-machine interfaces are needed to enable interaction and capture commands.















Outline

Concepts & Definition The Adaptation Lag

- The Adaptation Loop
- Adaptive CPS: The CERBERO approach
 - Self-Adaptation in CERBERO H2020
 - Adaptation Fabrics in CERBERO H2020
- HW Adaptation in CERBERO
 - ARTICo3
 - MDC-compliant CG adaptation
- Mixed-Grain Adaptivity
 - ARTICo3 + MDC integration
- Assessment & Conclusion
 - Results on the PoC
 - Best of Both
 - Next Step









DPR \rightarrow Dynamic and Partial Reconfiguration

- Lower reconfiguration speeds
- Better operation speed (no mux/less logic)
- Better Resource Utilization (no dark logic)
- Higher Flexibility and Scalability
- Technology dependent (FPGA)



DPR \rightarrow Dynamic and Partial Reconfiguration

- Lower reconfiguration speeds
- Better operation speed (no mux/less logic)
- Better Resource Utilization (no dark logic)
- Higher Flexibility and Scalability
- Technology dependent (FPGA)



DPR \rightarrow Dynamic and Partial Reconfiguration

- Lower reconfiguration speeds
- Better operation speed (no mux/less logic)
- Better Resource Utilization (no dark logic)
- Higher Flexibility and Scalability
- Technology dependent (FPGA)

CG-VRC → Coarse Grain - Virtual Reconfigurable Circuits

- High reconfiguration speed
- Lower operation speed (mux and size)
- Higher Area Overhead
- Technology independent (ASIC or FPGA)





DPR \rightarrow Dynamic and Partial Reconfiguration

- Lower reconfiguration speeds
- Better operation speed (no mux/less logic)
- Better Resource Utilization (no dark logic)
- Higher Flexibility and Scalability
- Technology dependent (FPGA)

CG-VRC → Coarse Grain - Virtual Reconfigurable Circuits

- High reconfiguration speed
- Lower operation speed (mux and size)
- Higher Area Overhead
- Technology independent (ASIC or FPGA)





Outline

- Concepts & Definition
 - The Adaptation Loop
- Adaptive CPS: The CERBERO approach
 - Self-Adaptation in CERBERO H2020
 - Adaptation Fabrics in CERBERO H2020
- HW Adaptation in CERBERO
 - ARTICo3
 - MDC-compliant CG adaptation
- Mixed-Grain Adaptivity
 - ARTICo3 + MDC integration
- Assessment & Conclusion
 - Results on the PoC
 - Best of Both
 - Next Step



































MDC tool: Dataflow to HW Mapping

Dataflow Specifications



MDC design suite http://sites.unica.it/rpct/



MDC tool: Dataflow to HW Mapping

Dataflow Specifications



MDC Tool: Coprocessor Generator

Co-Processor Generator

Co-Processor Generator:

generation of ready-to-use Xilinx IPs

Multi Dataflow Composer Tool

Structural Profiler

Power Manager

MDC design suite http://sites.unica.it/rpct/



MDC Tool: Coprocessor Generator

Co-Processor Generator

Co-Processor Generator:

generation of ready-to-use Xilinx IPs

Multi Dataflow Composer Tool

Structural Profiler

Power Manager

MDC design suite http://sites.unica.it/rpct/


Outline

- Concepts & Definition
 - The Adaptation Loop
- Adaptive CPS: The CERBERO approach
 - Self-Adaptation in CERBERO H2020
 - Adaptation Fabrics in CERBERO H2020
- HW Adaptation in CERBERO
 - ARTICo3
 - MDC-compliant CG adaptation
- Mixed-Grain Adaptivity
 - ARTICo3 + MDC integration
- Assessment & Conclusion
 - Results on the PoC
 - Best of Both
 - Next Step

ARTICo³ slot wrapper



Configuration registers reg_slv0 configurations reg_siv1 General Purpose AXI_lite reg slv1 Registers Front-end reg_slv2 reg slv(M-1) System Bus reg_slv0 Local Memory ID -MDC address_mem1 B₀ local memory 0 read_mem1 CGR accelerator out mem1 AXI_ipif local memory 1 B₁ A₁ Back-end in_mem2ⁿ-1 1 A2. local memory_2ⁿ-1 B₂ wr_mem2ⁿ-1 reg_slv1 address mem2ⁿ-1



ARTICo³ slot wrapper



ARTICo³ slot wrapper





ARTICo³ slot wrapper





ARTICo³ slot wrapper



Configuration registers reg_slv0 configurations reg_siv1 General Purpose AXI_lite reg slv1 Registers Front-end reg_slv2 reg slv(M-1) System Bus reg_slv0 Local Memory ID -MDC address_mem1 B₀ local memory 0 read_mem1 CGR accelerator out mem1 AXI_ipif local memory 1 B₁ A₁ Back-end in_mem2ⁿ-1 1 A2. local memory_2ⁿ-1 B₂ wr_mem2ⁿ-1 reg_slv1 address mem2ⁿ-1

ARTICo³ slot wrapper































Outline

- Concepts & Definition
 - The Adaptation Loop
- Adaptive CPS: The CERBERO approach
 - Self-Adaptation in CERBERO H2020
 - Adaptation Fabrics in CERBERO H2020
- HW Adaptation in CERBERO
 - ARTICo3
 - MDC-compliant CG adaptation
- Mixed-Grain Adaptivity
 - ARTICo3 + MDC integration
- Assessment & Conclusion
 - Results on the PoC
 - Best of Both
 - Next Step



Roberts Operator





Sobel Operator







Coarse-Grain Reconfigurable (Sobel+Roberts)





Coarse-Grain Reconfigurable (Sobel+Roberts)







TARGET-DEVICE: Custom Zynq-7000 board, based on the **XC7Z020CLG484-1** device, with **integrated power monitoring circuitry.**

TARGET-DEVICE: Custom Zynq-7000 board, based on the **XC7Z020CLG484-1** device, with **integrated power monitoring circuitry.**

FINE-GRAIN: a standard DPR-based ARTICo3 architecture where *Sobel* and *Roberts* kernels can be freely instantiated within a number of slots going from1 to 4.

TARGET-DEVICE: Custom Zynq-7000 board, based on the **XC7Z020CLG484-1** device, with **integrated power monitoring circuitry.**

FINE-GRAIN: a standard DPR-based ARTICo3 architecture where *Sobel* and *Roberts* kernels can be freely instantiated within a number of slots going from1 to 4.

COARSE-GRAIN: an MDC-compliant reconfigurable accelerator built around the *reconfigurable* computational kernel, able to switch between Sobel and Roberts algorithms. Configuration with 4 accelerators in parallel is adopted.

TARGET-DEVICE: Custom Zynq-7000 board, based on the **XC7Z020CLG484-1** device, with **integrated power monitoring circuitry.**

FINE-GRAIN: a standard DPR-based ARTICo3 architecture where *Sobel* and *Roberts* kernels can be freely instantiated within a number of slots going from1 to 4.

COARSE-GRAIN: an MDC-compliant reconfigurable accelerator built around the *reconfigurable* computational kernel, able to switch between Sobel and Roberts algorithms. Configuration with 4 accelerators in parallel is adopted.

MULTI-GRAIN: heterogeneous reconfigurable MDC-generated *reconfigurable* kernels instantiated within the slots of the ARTICo3 architecture. The number of slots ranges from 1 to 4.

	256x256	512x512	1024x1024	20148x20148
FG: 1 slot	29.95	6.61	1.65	0.42
FG: 2 slots	+ 24%	+26%	+28%	+25%
FG: 3 slots	+28%	+36%	+37%	+34%
FG: 4 slots	+37%	+ 44%	+44%	+40%
CG: 4 parallel	+37%	+44%	+45%	+42%

	256x256	512x512	1024x1024	20148x20148
FG: 1 slot	29.95	6.61	1.65	0.42
FG: 2 slots	+ 24%	+26%	+28%	+25%
FG: 3 slots	+28%	+36%	+37%	+34%
FG: 4 slots	+37%	+ 44%	+44%	+40%
CG: 4 parallel	+37%	+44%	+45%	+42%

	256x256	512x512	1024x1024	20148x20148
FG: 1 slot	29.95	6.61	1.65	0.42
FG: 2 slots	+ 24%	+26%	+28%	+25%
FG: 3 slots	+28%	+36%	+37%	+34%
FG: 4 slots	+37%	+ 44%	+44%	+40%
CG: 4 parallel	+37%	+44%	+45%	+42%

MULTI-GRAIN



MULTI-GRAIN



MULTI-GRAIN



Experimental Results – Energy [mJ]

	256x256	512x512	1024x1024	20148x20148
FG: 1 slot	33.47	130.32	532.13	2132.95
FG: 2 slots	-14%	-17%	-17%	-17%
FG: 3 slots	-20%	-21%	-23%	-23%
FG: 4 slots	-24%	-24%	-25%	-26%
CG: 4 parallel	-15%	-25%	-25%	-26%

Experimental Results – Energy [mJ]

	256x256	512x512	1024x1024	20148x20148
FG: 1 slot	33.47	130.32	532.13	2132.95
FG: 2 slots	-14%	-17%	-17%	-17%
FG: 3 slots	-20%	-21%	-23%	-23%
FG: 4 slots	-24%	-24%	-25%	-26%
CG: 4 parallel	-15%	-25%	-25%	-26%
	256x256	512x512	1024x1024	20148x20148
----------------	---------	---------	-----------	-------------
FG: 1 slot	33.47	130.32	532.13	2132.95
FG: 2 slots	-14%	-17%	-17%	-17%
FG: 3 slots	-20%	-21%	-23%	-23%
FG: 4 slots	-24%	-24%	-25%	-26%
CG: 4 parallel	-15%	-25%	-25%	-26%

	256x256	512x512	1024x1024	20148x20148
FG: 1 slot	33.47	130.32	532.13	2132.95
FG: 2 slots	-14%	-17%	-17%	-17%
FG: 3 slots	-20%	-21%	-23%	-23%
FG: 4 slots	-24%	-24%	-25%	-26%
CG: 4 parallel	-15%	-25%	-25%	-26%

MULTI-GRAIN



MULTI-GRAIN



MULTI-GRAIN



Experimental Results – Reconfiguration Overhead

	Size [B]	Time [ms]	Energy [mJ]
FG: 1 slot	858k	16.42	15.18
FG: 2 slots	1715k	47.62	51.91
FG: 3 slots	2573k	75.95	67.1
FG: 4 slots	3430k	106.14	94.11
CG: 4 parallel	2	0.09	0.11

Mixed-Grain: The Best of Both



Max Troughput Max QoS



Mixed-Grain: The Best of Both



Max Troughput Max QoS

Max Troughput Degraded QoS



Mixed-Grain: The Best of Both



Max Troughput Max QoS

Max Troughput Degraded QoS

Less Troughput Degraded QoS



Conclusions

The presented toolchain integrates the **MDC** tool with the **ARTICo³** framework, supporting the automatic development, from specification down to implementation, of **multi-grain reconfigurable systems**, speeding up the design process and facilitating their deployment and runtime management.

Experimental results of this proof-of-concept edge-detection test case demonstrated the potential of the approach in terms of **FPGA resources**, **timing** and **energy efficiency**.

The proposed methodology can be particularly useful in **CPS contexts**, where variability is common due to the involvement of **user**, **environment** or **system requirements**.

Future Works



IWES 2018 Siena, 13-14 September 2018



Francesca Palumbo Università degli Studi di Sassari fpalumbo@uniss.it

Thank you for your attention



Horizon 2020 European Union funding for Research & Innovation