# Memory management strategies in real-time embedded autonomous systems

Gianluca Brilli, Alessandro Capotondi, Paolo Burgio and Andrea Marongiu IWES, 2021 <name>.<surname>@unimore.it



# Introduction

- Increasing demand for embedded High Performance systems in different real-time safety critical domains.
  - Typically these systems are designed for average case performance;
  - Real-time applications need to guarantee also worst-case behaviour;
  - Novel systems are compex, <u>several</u> <u>heterogeneity</u> at different level.







#### Motivation of this work

 The main issues that could negatively impact real-time correctness are <u>shared on-chip resources and in particular</u> <u>main memory (DRAM)</u>:

> [1] R. Cavicchioli, N.Capodieci, M.Bertogna, *Memory Interference Characterization between CPU cores and integrated GPUs in Mixed-Criticality Platforms*, ETFA 2017

> [2] A. Bansal, R. Tabish, G. Gracioli, R. Mancuso, R. Pellizzoni and M. Caccamo. **Evaluating the Memory Subsystem of a Configurable Heterogeneous MPSoC.** <u>14th annual workshop on</u> Operating Systems Platforms for Embedded Real-Time applications (OSPERT 2018).

 We aim to assess the memory contention on a FPGA-based Heterogeneous SoC (HeSoCs).



# Heterogeneous SoC









- Some examples:
  - A **DNN engine** to perform object detection;
  - A localization algorithm;
  - 0





- Some examples:
  - A **DNN engine** to perform object detection;
  - A localization algorithm;
  - 0 ...





- Some examples:
  - A **DNN engine** to perform object detection;
  - A localization algorithm;
  - 0 ...





- Some examples:
  - A **DNN engine** to perform object detection;
  - A localization algorithm;
  - 0 ...





#### Accelerator cluster template (Cont)



#### Accelerator cluster template – with Xilinx IPs



12

#### Inside a MicroBlaze cluster



### **DMA** programming costs

- Memory traffic is controlled <u>on</u> <u>the softcore;</u>
- By splitting the copy into subcopies.

	INJ_FACTO	DR = 1							
	DMA								
	INJ_FACTO	)R = 2							
Overhead	DMA			Overhead	DMA				







#### **Experimental setup**

Memory traffic varying the number of active clusters and copy size.



Copy size	Bandwidth [GB/s]	
221/	7 42245210	
32K	7.43245218	
64K	8.051900569	
128K	8.006368012	
256K	8.597385762	
512K	8.938787908	
1M	9.112728932	
2M	9.199301772	
3M	9.23046379	

 Bandwidth injected by one cluster, varying the WSS.



#### **Experimental setup (Cont)**

- <u>Arm A53</u> cores are the tasks under test (UT).
- The tests are a collection of benchmarks extracted from the <u>Polybench suite</u>.
- The benchmarks are executed on top of a custom <u>Petalinux</u>-based system.

	Bandwidth [GB/s]
Core 0	1.755
Core 1	1.774
Core 2	1.772
Core 3	1.761
Total	7.064



#### **Slowdown of different access patterns**





#### **Polybench kernels**







#### **Conclusion and Future Works**

- We presented a preliminary study regarding the interference generated by the PL and experimented by A53 cores;
- Implements a PL-based mechanism to automatically regulate PL-generated BW;
- Evaluate memory contention on Xilinx Versal.



# Thank you! Gianluca Brilli

High-Performance Real-Time Lab