# Integrating Automatic Verification of Safety Requirements in Railway Interlocking System Design

Giovanni Dipoppa<sup>1</sup>, Giovanni D'Alessandro<sup>2</sup>, Roberto Semprini<sup>3</sup>, Enrico T ronc<sup>4</sup>

#### Abstract

A Railway Interlocking System (RIS) is an Embedded System (namely a Supervisory Control System) that ensures the safe operation of the devices in a R ailway Station. Of course a RIS is a Safet y Critical System

In this p apr we explore the p ossibility of int**g**rating automatic formal verification methods in a given industry RIS design flow.

The main obstructions to be over ome in our work are: selecting a formal verification tool that is efficient enough to solve the verific ation problems at hand and devising a cost effective integration strategy for such tool.

Eventually we were able to devise a successful integration strategy meeting the above constraints. This is done without requiring major modific ation in the prexistent design flow nor retraining of personnel.

We run verification experiments for a RIS designed for the Singapore Subway. Such experiments show that the RIS design flow obtained from our integration strategy will inde edbe able to automatically verify real life RIS designs.

<sup>1</sup>ENEA C.R.-CASACCIA, TISGI Section, Via Anguillarese, 301, S.Maria di Galeria I-00060 ROMA - ITAL Y,

- email: giovanni.dipoppa@casaccia.enea.it
- url: http://tisgi.casaccia.enea.it

 $^2{\rm CASPUR},$  c/o CICS Universita' di Roma "La Sapienza", Piazzale Aldo Moro 5, I-00185, Roma - ITAL Y

email: Giovanni.Dalessandro@caspur.it

This research has been partially supported by ENEA

<sup>3</sup>System Assurance, ALSTOM TRANSPORT SpA, Via di Corticella 75, I-40128 Bologna - ITAL Y

email: roberto.semprini@transport.alstom.com

url: http://www.alstom.com

This research has been partially supported by ESPRIT project ISA-EUNET EP27450

<sup>4</sup>Contact Author.

Area Informatica, Univ ersi $\dot{a}$  di L'Aquila, Coppito I-67100 L'Aquila - ITAL Y

email: tronci@univaq.it

url: http://univaq.it/~tronci

T el: +39 0862 433129; Ex: +39 0862 433180.

This research has been partially supported by MURST project TOSCA and by ENEA.

## 1 Introduction

A *R* ailwayInterlocking System (RIS) is an Embedded System (namely a Supervisory Control System) that ensures the safe operation of the devices in a Railway Station. E.g. a **RS** ensures that it is not possible to set (manually or automatically by some other system) switch points in a way that may lead to train collision. Fig. 1 shows the role of an interlocking system in the railway control hierarch y.

It is quite obvious that a RIS is a Safety Critical System. Indeed RIS customers (typically Railway Companies) pay more and more attention to safety evidence of newly designed RISs. Certification authorities and upcoming standards (e.g. CENELEC EN50128/129 in Europe [4, 5]) also require stronger and stronger evidences arguing for the safety of each newly designed RIS.

Thus when designing a RIS much effort goes into ensuring its correctness w.r.t. given specifications. Needless to say this tends to raise production costs as well as time to market. This is worsened by the always increasing RIS complexity.

In this situation it is quite natural to explore methods to increase confidence in RIS design correctness (w.r.t. giv en specifications) and possibly decrease production times and costs. Many methods havebeen studied to address the above issues. For example see [6, 9, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26].

The goal of our work here is to effectively integrate automatic verification of a RIS implementation within a given industrial design flow. Examples of papers close to our are: [6, 7]. Note how ever that here  $\mathbf{w}$  present a case study about *integration* of automatic verification in a given industrial design flow rather than a case study about *verific ation* of a given railway station (e.g. as in [7]).

Since we are interested in automatic verification we focus on RIS verification via model checking. Indeed, since RISs are finite state machines, looking at automatic verification via model checking is quite natural.

Automatic verification via *Model Checking* [2] has been very successful for hardware design. In fact it



This research has been partially supported by ESPRIT project ISA-EUNET EP27450




Figure 1: Interloc king System

guarantees, by exhaustive state space exploration, that a given property holds for the system model under consideration. This increases confidence in the design correctness.

In our context a RIS implementation is defined using a finite state programming language with syn tax and semantics v ery similar to those of VCL [6], a programming language very used in RIS design.

Thus, as far as we are concerned, a RIS implementation is defined by a finite state program. Our goal here is to verify that such program meets the given specifications. Since we are applying verification directly to the RIS program we do not have any modeling activity. Thus we do not have modeling (abstraction) errors. In this respect we have the same situation that one has when verifying hardware circuits starting from e.g netlists.

The properties (safety requirements) to be verified are given to us by the signalling expert. Our task here is only that of checking that such properties hold for the RIS at hand. Thus, e.g., issues such as *requirement validation* (i.e. the question "are weaking the right thing?"), correctness of the requirement formalization process (done by hand by the signalling expert) or completeness of the set of the given requirements are not within the scope of our work. These issues are already investigate by the signalling experts with other approaches.

The inputs to our work are a program P defining a RIS and a formal safety requirement  $\varphi$ . The output of our work is the answer YES when P does satisfy  $\varphi$  or a counterexample when P does not satisfy  $\varphi$ .

Although model chec king is an exhaustive approach, in our context it is to be regard as a tool (among others) to *increase confidence* in the RIS design at hand. In fact, even after successful verification with a model chec ker max correctness issues may remain open. For example, the correctness of model checkers usually is not formally proved, it relies on testing. The same usually holds for the correctness of the softw are typically needed to interface the chosen model checkerto the production flow.

It is not our goal to deal with the above issues. That is our aim is not *proving correctness* (whatever that may mean) of a given RIS. We have the less ambitious (as well as less expensive) goal of integrating, in a cost effective way, model decking in the given design flow so as to *increase confidence* in the RIS design at hand. This means that we accept to use tools (e.g. model checkers, interface soft w are) that are not formally erfied. Note how ever that model heckers are widely used tools. Thus they have been thoroughly tested independently by many users. Moreover interface soft w areis quite simple. It typically consists of translators from a format to another. Thus typically testing suffices to find errors.

The core of all model checkers (e.g. SMV [10],  $Mur\varphi$  [27], SPIN [28]) is the *reachability analysis*, i.e. the computation of the set of all states reachable from the given initial states. Reachability analysis can be implemented in many ways. Each of which is effective on some particular class of systems.

Order ed Binary De cision Diagrams (OBDDs) [3]



have been successfully used to implemen model checkers for digital circuits (e.g. [2, 10]). OBDDs provide a compact representation for boolean functions which, in turn, are used to represent the transition relation of the system to be verified as well as the set of reachable states. How ever the OBDD based approach to verification typically successful with hardware design is often inefficient when used for RISs because of the large number of boolean variables (easily order of thousands) occurring in RIS designs.

A typical (and often successful) approach to RIS automatic verification is based on the use of SAT solvers (i.e. tools that solve the *SATisfiability* problem for boolean functions) or tautology checkers (i.e. tools that check if a boolean function is identically 1). These approaches are, e.g., in [6, 9].

When using SAT solvers the verification problem is transformed into a satisfiability problem for boolean functions. This is done by computing the set of kreachable states, i.e. the set of states reachable in ksteps from the initial states. This means that when we use SAT based model checking our *horizon* is bounded (by k) whereas when using OBDDs we compute the full set of states reachable from the initial states. For this reason SAT based model checking is also called *Bounded Model Checking*.

Although less expressive than (OBDD based) model checking, bounded (i.e. SAT based) model checking usually suffices to handle the typical safety requirements occurring in the RIS domain. In fact in RIS design one is typically interested in chec king invariants. That is properties that are preserved during any system transition. Invariants can be hecked by taking the set of all system states as the set of initial states and by computing the set of 1-reachable states. This problem can be easily transformed into a satisfiability problem for boolean functions.

One may wonder why SAT based model checking typically outperforms OBDD based model checking in the RIS domain. Intuitively this is because RISs (unlike digital circuits) are built out of weakly coupled subsystems. For a discussion on this point we refer the reader to [6, 9].

In this paper we present a case study exploring the possibility of integrating automatic formal verification methods in an industry (ALSTOM in our case) design flow for RIS.

The main obstructions to be overcome in our work are:

1. Selecting a formal verification tool that is efficient enough to solve our typical verification problems.

- 2. Integrating the selected tool in the design flow in a cost effective way, i.e. without requiring a complete change in the already in use design flow.
- 3. Keeping low the cost of writing formal safety requirements. In fact safety requirements are usually given in an informal way by the customer. To use formal verification such safety requirements have to be formalized. Essentially this has to be done by hand by signalling experts. A major retraining of these people has to be avoided.

We were able to devise a successful integration strategy meeting the above constraints. To the best of our knowlodge the issue of fully integrating automatic verification in a design flow similar to ours has not been addressed so far. Here are our main results.

- 1. We were able to embed SAT based model checking in our target design flow. This was done by embedding the model checker BMC (*Bounded Model Checker*, [1]) in the design flow. BMC transforms a bounded model checking problem into a satisfiability problem that can then be solved using a SAT solver. To this end we used SATO [8] which is a very efficient SAT solver.
- 2. We were able to integrate verification into the design flow without requiring modifications in the preexistent design flow. In fact we managed to transparently interface model checking with the existing design tools. Such interfacing only requires an easy translations of formats from the netlist like format used (by the designers) to define RISs to the input format of BMC.
- 3. We avoided the need for retraining of personnel (namely signalling experts). This has been achieved by writing formal requirements using the same language used to define the interlocking logic. This allows signalling experts to write formal requirements in a language very familiar to them, thus avoiding retraining of personnel.

In our case the language used to define interloc king logic is parametric w.r.t. the railway station under consideration. As a result the formalization of safet y requirements is also parametric w.r.t. the railway station under consideration. It is important to note that safety requirements depends on customer general (safety) rules and not on the particular railway station under consideration. This allows us to reuse the same formal specifications for the same customer. This is a considerable saving since in RIS designs customers (Railway Companies) do not change so often.



4. To show that our integration strategy can indeed handle *real life* RIS designs we present experimental results of its use for the verification of some safety requirements for an Interlocking System developed for the Singapore Subw ay. The finite state program defining such RIS has more than 2000 boolean variables. Safet y requirements for such RIS are wrified (or a counter example is found) in seconds.

## 2 Design Flow

We will shortly describe the part of the target design flow relevant for our case study.

The *station layout* is given from the customer (i.e. a railway company). A station layout defines, among other things, track connections and position of signals.

T ypically station layouts are defined from railway companies using drawings. Examples of station layouts can be found, e.g., in [29].

For further elaboration, how evera textual representation is used. Thus, from the customer format, a textual representation of the station layout is generated. Such textual representation uses Prolog facts to define the station layout.

Interloc king rules are given (rather informally) by the customer. Such rules are formalized, using a Prologlike language, by signalling experts.

The Prolog facts defining the station layout as well as the (formalized) interloc kingrules are given as input to an ALSTOM proprietary expert system called ADES2 which as output produces a finite state program defining our RIS (fig. 2). More precisely ADES2 outputs a list of boolean equations defining a *Finite State Machine* (FSM) implementing the control logic for our interloc king system.

ADES2 output is then handled to other tools that generate an EPROM implementation for the FSM generated by ADES2.

Our task is to verify that the output produced by ADES2 satisfies given safety requirements. We must also devise a reasonable way (forALSTOM signalling experts) to define such safet y requirements.

## 3 Integration of Formal Verification

F or us the system to be verified is the output of ADES2. Such output, essen tially, describes a finite state machine implementing the interloc king control rules. Note how eventhat interloc king control rules *are not* our safety requirements.




Figure 2: Our target design flow

Specifications are a list of safety requirements described in natural language. These properties, eventually, have to be formalized in a language suitable as input to a verification tool.

Finally, the system description and the specifications have to be fed into an automatic verification tool and the result returned to the engineers in a format familiar to them.

In the following we describe how we addressed the above issues in our approach to integration of automatic verification in our target design flow.

Our goal is not to explain ADES2 syntax. Thus, in order to improve readability and save space in our exposition in what follows we will freely modify ADES2 syntax to make it resemble to (more or less) known languages.

#### 3.1 F romADES2 format to BMC

The output of ADES2 defines the system(RIS) to be verified. This is done by using a finite state programming language very similar to VCL [6], a programming language often used in the RIS domain. From this point of view our translation task is similar to the one in [7].

In fig. 4 is a small part of the interlocking logic (ADES2 output) for the Singapore Subw ay.

The program in fig. 4 defines a finite state sequential machine. All variables range on boolean values. Given values for present state (suffix \_NXC) and input variables (suffix \_DI) it defines values for next state (suffix \_CR) and output variables (suffix \_X0).

ADES2 programs use the following boolean operators: \* (logical and), + (logical or), .N. (logical negation).

Roughly speaking semantics of ADES2 programs is as follows. In an endless loop the program is read *sequentially* from the beginning to the end. For each equation in the program the rhs is evaluated and its value is assigned to the lhs. Of course each variable can only be defined at most once, i.e. it appears at most once on the lhs of an equation. Since equations



Interlocknig Rules + Safety Requirements




Figure 3: T arget design flow integrated with automatic verification tools

are processed sequentially a state variable can only appear with suffix \_CR on the lhs of its definition. Moreover a state variable can only appear with suffix \_NXC in the rhs of any equation before its definition (included) and camonly appear with suffix \_CR in the rhs of an y equation after its definition. These restrictions are consistent with the interpretation of suffixes \_NXC and \_CR as, respectively, present state and next state.

T okeep our examples small in fig. 4 we have replaced most of the circuit defined by ADES2 with *fake inputs*. Such inputs are denoted with identifiers starting with the word FAKE in fig. 4.

Many of the properties we want to verify are *invariants*. That is properties that are supposed to hold along *any* computation path. They are typically written with a notation like  $\mathbf{AG}f$  which reads as follows: "for **A**ny computation path **G**lobally f holds", where f is a propositional formula formalizing our requirement.

Automatic verification of invarian tsdoes not require the full pow er of model dec king, *Bounded Model Checking* [1] suffices (see also section 1). This suggested us to use bounded model checking which indeed turned out to be much more effective than OBDD based model checking for our problem.

Essentially our translator takes as input an ADES2 output file and translates it into a format suitable for BMC (*Bounded Model Checker*) [1]. BMC is a bounded model check er which input language is essentially as that of SMV [10] which is a very popular OBDD based model checker.

BMC translates our bounded model checking problem into a satisfiability problem for boolean functions (*SAT problem*). In particular it translates its input into a format suitable for a certain number of SAT solvers (i.e. tools that solve a SAT problem). We used the SAT solver SATO [8]. Fig. 3 shows the design flow we obtain (from that in fig. 2) after integration with utomatic v erification tools.

The output of our translator for the RIS in fig. 4 is in fig. 5.

#### 3.2 Translating Specifications

As far as we are concerned the input of ADES2 essentially consists of 2 kind of files. Files defining the layout of the railway station to be controlled and files defining the (interlocking) control rules. All together the first kind of files define a database DB.

The syntax of DB files is prolog-like, i.e. FOL (*First Order Logic*) syntax is used to define DB.

An example of (part of) the database defining the layout of the Singapore Subw  $a_{j}$  is in fig. 6.

The track circuit list in fig. 6 says that iden tifiers of form cdbx (x positive integer) denote track circuits. Analogously the switch point list in fig. 6 says that iden tifiers of form devy (y positive einteger) denote switch points. In general there are many such lists defining names for each component of the railway station. The railway station layout is defined using relations. E.g.  $db(is\_in(dev600, cdb604))$  says that the switch point dev600 belongs to the track circuit cdb604.

A query on DB is essentially a FOL formula on the database. That is a query is a formula  $Q(x_1, \ldots x_n)$  where  $x_1, \ldots x_n$  are free variables. The result of a query is the set R of n-tuples  $(X_1, \ldots X_n)$  s.t. for each  $(X_1, \ldots X_n) \in R$  we have that  $DB \models Q(X_1, \ldots X_n)$ , i.e.  $Q(X_1, \ldots X_n)$  holds in the database DB. Of course, since our database (railway station) is finite there will only be a finite set of tuples satisfying Q.

F or example, using again the database in fig. 6, the



BOOL B604_TMR = B604_NXC
BOOL B604_CR = FAKE1_DI
BOOL B605_TMR = B605_NXC
BOOL B605_CR = FAKE2_DI
BOOL B661_TMR = B661_NXC
BOOL B661_CR = B605_CR + FAKE3_DI
BOOL IP600_CR = B604_TMR * B605_TMR
BOOL IP603_CR = B605_TMR * B661_TMR

Figure 4: P art of ADES2 output for the Singapore Subw ay Interlocking

set of tuples satisfying the formula is\_in(devx, cdby)
is {(dev600, cdb604), (dev603, cdb605)}.

Interloc king control logic is defined using rules that tell ADES2 which equations should appear in the output file. Essentially this is done by asking ADES2 to generate an equation for each tuple satisfying a given formula.

We use a C-like syntax when showing ADES2 rules generating interloc king logic.

F or example the rule in fig. 7 generates the first four equations of the ADES2 output file in fig. 4.

Alstom signalling experts are familiar with ADES2 rule language since it is used to define interlocking rules (e.g. as in fig. 7). For this reason we decided to use the same language to define formal specifications too.

First of all it is to be understood that a safety requirement must hold for all railway components to which it applies. A typical safety requirement may look like:

For all track cir cuitsdbx, for all switch points devy s.t. switch point devy is in track cir cuitdbx we have: if cdbx is occupied by a train then devy is blocked (i.e. cannot be moved).

In other words, a safety requirement defines a safety property that applies to tuples (pair (cdbx, devy) in the above case) of railway components (e.g. track circuits, switch points, signals, etc).

The set of tuples to which the safety requirement applies can be defined with a FOL formula which predicate symbols are defined using the database in input to ADES2.

In our case a generic safety requirement will have the form:

 $\forall p_1, \ldots p_n \text{ s.t. } Q(p_1, \ldots p_n) \mathbf{AG}F(p_1, \ldots p_n),$ 

where Q is a FOL formula defining the set of tuples  $(P_1, \ldots, P_n)$  to which the safety requirement applies and  $F(p_1, \ldots, p_n)$  denotes a boolean expression defining the safety property itself.

Now, let A be the set of tuples satisfying Q. That is,  $A = \{(P_1, \ldots P_n) \mid DB \models Q(P_1, \ldots P_n)\} = \{(P_{1,1}, \ldots P_{1,n}), \ldots (P_{k,1}, \ldots P_{k,n})\}.$ 

All we have to do is to check validity of the following k safety formulas:  $\mathbf{AGF}(P_{1,1}, \dots, P_{1,n}), \dots \mathbf{AGF}(P_{k,1}, \dots, P_{k,n}).$ 

Our goal is to write the above safety requirements as rules for ADES2. This is done by writing a rule that asks ADES2 to print, for each tuple  $(P_{i,1}, \ldots, P_{i,n}) \in A$  an equation with rhs  $F(P_{i,1}, \ldots, P_{i,n})$  and lhs SPEC\_<*requirement\_id>\_ix*0.

Suc h equations will be added at the end of the usual ADES2 output file (i.e. the file defining our RIS). Also buffer variables must be added to store present values \_NXC of state v ariables.In fact, because of the VCL-like semantics of the programming language used to define RISs, at the end of the ouput file of ADES2 only next state \_CR values are available. We use the prefix OLD\_for suc h new buffer variables.

ADES2 can be configured so that it adds automatically the equations for such buffer (OLD) variables at the beginning of the output file and the equations for the SPEC variables at the end of the output file. We devised a way to automatically generate such configuration files for ADES2 starting from the station definition. This makes this process fully automatic.

The only thing that has to be done by hand is the formalization of the safety requirement. This can be done using the rule language of ADES2. It is important to note that this formalization step has to be done by a signalling expert since very specific domain knowledge is needed. Thus using a specification language (namely ADES2 rule language) kno wnto signalling experts is crucial to make our integration useful.

An example will hopefully clarify the matter. Consider the (part of) database in fig. 6. Suppose we wan t to verify the following requirement:

SR1: If the Track Circuit is occupie dthen Point Locking Status shall not be cleared.



```
DEFINE
B604_TMR := B604_NXC ;
B604_CR := FAKE1_DI ;
B605_TMR := B605_NXC ;
B605_CR := FAKE2_DI ;
B661_TMR := B661_NXC ;
B661_CR := B605_CR | FAKE3_DI ;
IP600_CR := B604_TMR & B605_TMR ;
IP603_CR := B605_TMR & B661_TMR ;
ASSIGN
next(B604_NXC) := B604_CR;
next(B605_NXC) := B605_CR;
next(B661_NXC) := B661_CR;
next(IP600_NXC) := IP600_CR;
next(IP603_NXC) := IP603_CR;
-- Translation of ADES2 output ends here.
-- Spec1
--SPEC AG(!B604_NXC -> !IP600_CR)
-- Spec2
SPEC AG(!B605_NXC -> !IP603_CR)
                      Figure 5: BMC translation of ADES2 output file in fig. 4
```

```
/*** TRACK CIRCUITS ***/
db(cdb(cdb604)).
db(cdb(cdb605)).
/* SWITCH POINTS */
db(switch_point(dev600)).
db(switch_point(dev601)).
db(switch_point(dev602)).
db(switch_point(dev603)).
/* SWITCH POINTS, TRACK CIRCUITS */
db(is_in(dev600,cdb604)).
db(is_in(dev603,cdb605)).
```

Figure 6: Example of database in input to ADES2

```
i = 1; forall cdbx s.t. db(cdb(cdbx)) {
    printf(''B%d_TMR = B%d_NXC\n'', x);
    printf(''B%d_CR = FAKE%d_DI\n'', x, i); i++; }
```

Figure 7: Example of rules input to ADES2

```
i = 1;
forall (cdbx, devy) s.t. db(is_in(devy, cdbx)) {
    printf('`SPEC_SR1_%d_XO = OLD_B_%d_XO + .N.IP_%d_CR\n'', i, x, y);
    i++; }
```

Figure 8:	F ormalization	of safety requ	irements as	ADES2 rules

BOOL  $OLD_B604_XO = B604_NXC$ BOOL  $OLD_B605_XO = B605_NXC$ BOOL  $OLD_B661_XO = B661_NXC$ BOOL OLD\_IP600\_XO = IP600\_NXC BOOL  $OLD_IP603_XO = IP603_NXC$ BOOL B604\_TMR = B604\_NXC BOOL B604\_CR = FAKE1\_DI BOOL B605\_TMR = B605\_NXC BOOL  $B605_CR = FAKE2_DI$ BOOL B661\_TMR = B661\_NXC BOOL B661\_CR = B605\_CR + FAKE3\_DI BOOL IP600\_CR = B604\_TMR \* B605\_TMR BOOL IP603\_CR = B605\_TMR \* B661\_TMR BOOL SPEC\_SR1\_1\_XO = OLD\_B604\_XO + .N.IP600\_CR BOOL SPEC\_SR1\_2\_XO = OLD\_B605\_XO + .N.IP603\_CR Figure 9: ADES2 output using safety rule in fig. 8

Here is how our signalling expert formalized such rule for us.

Step 1. Rule SR1 means the following. For all trac k circuits cdbx, for all switch points devy s.t. the switch point devy is in the track circuit cdbx the following must hold: if cdbx is occupied by a train then devy is blocked.

Step 2 Trackcircuit cdbx is occupied iff variable  $B_x_NXC$  is 0 (false). The switch point is blocked when variable  $IP_y$  is 0 (false).

Step 3. A possible ADES2 rule formalizing safety requirement SR1 is in fig. 8.

Note howstep1 and, even more, step 2, require a specific signalling expertise.

The output of ADES2 when the rule in fig. 8 is added to the other rules is in fig. 9.

It is important to relize that the ule in fig. 8 formalizing the safety requirement SR1 does not change when we change the railway station layout. That is it is parametric w.r.t. the station layout. Of course a finite state model checker cannot handle requirements that are parametric w.r.t. the station layout. ADES2 takes care of instatiating automatically the safety requirements accordingly to the station layout. E.g. the equations produced automatically by ADES2 when using the rule in fig 8 are in fig. 9. As a result, as far as the signalling expert is concerned, formal safety requirements change only when informal safety requirements change. That is when the customer (Railway Company) changes, which does not happen very often.

This is a very important feature of our integration strategy since, to some extent, allows the signalling expert to work "the usual way".

Our translator from ADES2 output file to BMC recognizes SPEC variables (i.e. iden tifiers starting with the w ordSPEC) and outputs the file in fig. 10 when given in input the file in fig. 9.

Note that BMC only handles one specification (introduced by the keyword SPEC) at a time. Thus to verify n SPECs it must be run n times by commenting out all but one SPEC. This can, of course, be done automatically. Since verifying a requirement implies checking many formulas it is important that verification of a single formula can be done in a short time. In our case it is a matter of fractions of seconds.

## 4 Experimental results

Since the system to be verified (output from ADES2) and the specifications (defined via ADES2 rules) are



```
DEFINE
OLD_B604_XO := B604_NXC ;
OLD_B605_XO := B605_NXC ;
OLD_B661_XO := B661_NXC ;
OLD_IP600_XO := IP600_NXC ;
OLD_IP603_XO := IP603_NXC ;
B604_TMR := B604_NXC ;
B604_CR := FAKE1_DI ;
B605_TMR := B605_NXC ;
B605_CR := FAKE2_DI ;
B661_TMR := B661_NXC ;
B661_CR := B605_CR | FAKE3_DI ;
IP600_CR := B604_TMR & B605_TMR ;
IP603_CR := B605_TMR & B661_TMR ;
SPEC_SR1_1_X0 := OLD_B604_X0 | !IP600_CR ;
SPEC_SR1_2_XO := OLD_B605_XO | !IP603_CR ;
ASSIGN
next(B604_NXC) := B604_CR;
next(B605_NXC) := B605_CR;
next(B661_NXC) := B661_CR;
next(IP600_NXC) := IP600_CR;
next(IP603_NXC) := IP603_CR;
-- Translation of ADES2 output ends here.
-- Spec1
-- SPEC AG SPEC_SR1_1_XO
-- Spec2
SPEC AG SPEC_SR1_2_X0
```

Figure 10:	BMC translation	of ADES2 file in f	ig. 9
------------	-----------------	--------------------	-------

Requirement ID	Instance of formal Req		
SR1	$\neg$ OLD_B605_X0 $\rightarrow \neg$ IP603_CR		
$\mathrm{SR2}$	$(\neg DPR603_DI \land \neg OLD_R_CPPR603_XO \land \neg OLD_PPN603_XO \land \neg VPL603_CR) \rightarrow (OLD_PPR603_XO = PPR603_CR)$		
SR3	$(\neg DPR603_DI \land \neg OLD_R_CPPR603_X0 \land \neg OLD_PPN603_X0 \land \neg IP603_CR) \rightarrow (OLD_PPR603_X0 = PPR603_CR)$		
SR4	$(\neg DPN603_DI \land \neg OLD_R_CPPR603_XO \land \neg OLD_PPR603_XO \land \neg VPL603_CR) \rightarrow (OLD_PPN603_XO = PPN603_CR)$		
$\operatorname{SR5}$	$(\neg DPN603_DI \land \neg OLD_R_CPPR603_X0 \land \neg OLD_PPR603_X0 \land \neg IP603_CR) \rightarrow (OLD_PPN603_X0 = PPN603_CR)$		

Figure 11: Some Safety Requirement

Req Id					
CPU (sec)	0.23	0.27	0.29	0.34	0.34

Figure 12: V erification Times on a 200 MHz Rentium Linux PC with 112 MB of RAM



defined using *First Order L gic* (FOL) wedecided, as a first step, to use BSP (*Boole an Symbolic Pr ogumming*) [11, 12] to carry out our experiments. BSP is, essen tially a FOL based interface to OBDD packages. We used BSP to drive the *Colorado University Decision Diagram* (CUDD) package [13]. This approach allowed us to quickly carry out some experiment, since almost no interfacing workhad to be done betw een ADES2 output and the model checker at hand (BSP).

Unfortunately the interlocking system for an average size station can easily require 1000 or more state variables. V erification times even for simple properties w ere prohibitive using OBDDs.

This suggested us to use the approach described in this paper. Namely using SAT based model checking via BMC [1] and SATO [8].

In the following w eshow some of the experiments w e run to assess effectiveness of the approach presented in this paper. The goal of such experiments is to show that we can handle the typical RIS verification problem arising in our given industrial environment. Our experiments show that indeed a given safet y requirement can be automatically verified (or a counter example can be generated) in fraction of seconds.

Table 11 gives some of the properties we verified together with an instantiation of the expression formalizing the property. The first column in fig. 11 gives the name (for further reference) of the safet y requirement whereas the second column gives an instance of the requirement for a particular set of station devices. The second column in fig. 11 is shown just to give the reader an idea of ho wa formalized requirement looks like in our case. The iden tifiers in the second column of fig. 11 that are not in fig. 9 are in parts of the RIS circuit that we have not reported in our present exposition.

Table 12 gives CPU time to verify the properties shown in table 11. The first row of fig. 12 gives the safet y requirement iden tifier (defined in the first column of fig. 11) whereas the second row in fig. 12 gives CPU times in seconds. Memory usage was alway about 3MB.

## 5 Conclusions

We presented a case study aimed at exploring the possibility of integrating automatic formal verification methods in an industry design flow for R ailway Interlæking Systems (RIS).

The main difficulties we had to overcome were: selecting a formal verification tool efficient enough to solve the verification problems at hand and devising a cost effective integration strategy for such tool.

We were able to effectively integrate SAT based Bounded Model Checking in our target design flow. We ac hiev ed this without requiring modifications in the design flow nor retraining of personnel. Moreover w e devised an architecture that allows for reuse of formal specifications across different railway stations as long as the informal set of requirements does not change (i.e. as long as the RIS customer does not change).

T o asses effectiveness of our approach on *real life* RIS designs we have verified some safety properties of a Railway Interloc king System designed for the Singapore Subw ay. Such RIS has more than 2000 boolean variables. V erification of each property took less than 0.5 seconds on our machine.

### References

- A. Biere, A. Cimatti, E. Clarke, Y. Zhu, Simbolic Model Checking Without BDDs, Proceedings of T A CAS 1999, LNCS 1579, Springer, 1999
- J. R. Burch, E. M. Clarke, K. L. McMillan, D. L. Dill,
   L. J. Hwang, Symbolic model checking: 10<sup>20</sup> states and beyond, Information and Computation 98, (1992)
- R. Bryant, Graph-Based A lgorithms for Bo olan Function Manipulation, IEEE Trans. on C., Vol. C-35, N.8, Aug. 1986
- [4] CEN/CENELEC, prEN50128, R ailway Appliations: Software for R ailway Contol and Protection Systems.
- [5] CEN/CENELEC, prEN50129, R ailway Appliations: Safety R elate dElectronic R ailway Control and Protection Systems.
- [6] J. F. Groote, J. W. C. Koorn, S.F.M. van Vlijmen, The Safety Guaranteeing System at Station Ho orn-Kersenboogerd, T echnical Report 121, Logic Group Preprint Series, Utrecht University, 1994
- [7] Cindy Eisner, Using Symbolic Model Che cking to V erify the R ailway Stations of Ho orn-Kersenbogerd and Heerhugowaard, Proceedings of CHARME 1999, LNCS 1703, Springer, 1999
- [8] H. Zhang, SATO: An Efficient Propositional Prover, Proceedings of "International Conference on Automated Deduction" (CADE'97), LNAI 1249, Springer-V erlag, 1997
- [9] M. Sheeran, G. Stalmarck, A Tutorial on Stalmarck's Proof Procedurefor Propositional Logic Second International Conference on "Formal Methods in Computer Aieded Design", FMCAD'98, Vol. 1522 of LNCS, 1998, Springer
- [10] K.L. McMillan, Symbolic Model Checking: A n Approach to the State Explosion Problem, Kluwer Academic Publishers, 1993
- [11] E. Tronci, Har dware Verification, Balean Logic Programming, Boolean Functional Programming, Proc. 10th IEEE Conf. on "Logic In Computer Science" 1995, San Diego, CA, USA
- [12] http://univaq.it/~tronci/bsp.html



- [13] F. Somenzi, CUDD, CU Decision Diagram Package, ftp://vlsi.colorado.edu/pub/
- [14] A.Anselmi, C. Bernardeschi, A. Fantehi, S. Gnesi, S. Larosa, G. Mongardi, F. Torielli, A nExperience in Formal Verification of Safety Properties of a Railway Signalling Control System, Proc. SAFECOMP '95, Springer - Verlag, 1995.
- [15] C. Bernardeschi, A. Fantechi, S. Gnesi, G. Mongardi, Proving safety properties for emb edde dcontrol systems, Proc. EDCC-2, LNCS 1150, Springer - Verlag, 1996.
- [16] C. Bernardeschi, A. Fantechi, S. Gnesi, G. Mongardi, Formal verification of safety requirements on complex systems, Proc. SAFECOMP '96, Springer - V erlag, 1996
- [17] C. Bernardeschi, A. Fantechi, S. Gnesi, S. Larosa, G. Mongardi, D. Romano, Formal Verific ation Environment for R ailway Signalling System Design, Formal Methods in System Design, Vol 12, n. 2, Kluwer Academic Publishers, 1998
- [18] Arne Bor" alvA Fully Automated Approach for Proving Safety Properties in Interlocking Software Using A utomatic The orem-Poving, Proceedings of the Second International ERCIM Workshop on Formal Methods for Industrial Critical Systems, pp. 39-62, Consiglio Nazionale Ricerche, Pisa, July 1997
- [19] B. Dehbonei, F. Mejia, Formal Development of software in railways safety critical systems, Railway Operations, Vol. 2, pp. 213-219, Computational Mechanics Publications, 1994.
- [20] W. J. Fokkink, Safety criteria for the vital processor interlocking at Ho orn-Kersenbogerd Proceedings of the 5th Conference on Computers in Railways, COM-PRAIL'96, Part I: Railway Systems and Management, pp. 101-110, Computational Mechanics Publications, 1996.

- [21] W. J. Fokkink, G. P. Kolk, S. F. M. van Vlijmen, EURIS, a specification method for distribute d interlockings, Proceedings of SAFECOMP '98, LNCS, Springer-Verlag, 1998.
- [22] Talahiko OGINO, Mitsuyoshi FUKUDA, Yuji HI-RAO, VDM Sp cification of an Interlocking System and a Simulator for its Validation WCRR (World Conference on Railway Research), 1996
- [23] Kirsten Mark Hansen, Formalising Railway Interlocking Systems, Nordic Seminar on Dependable Computing Systems, pp. 83-94, Department of Computer Science, August 1994.
- [24] Kirsten Mark Hansen, V alidation of a Rilway Interlocking Model, FME'94: Industrial Benefit of Formal Methods, pp. 582-601, Springer-Verlag, October 1994.
- [25] M. J. Morley, Safety-level Communication in R ailway Interlockings Science of Computer Programming, Vol. 29, Number 1-2, pp. 147-170, July 1997.
- [26] Marten Säflund, Modelling and Formally Verifying Systems and Software in Industrial Applications, Proceedings of the second International Conference on "Reliability, Maintainability and Safety (ICRMS '94) Beijing", pp. 169-174, International Academic Publishers, June 1994.
- [27] D. L. Dill and A. J. Drexler and A. J. Hu and C. H. Yang, Protocol Verification as a Hardware Design A id IEEE International Conference on Computer Design: VLSI in Computers and Processors, 1992
- [28] G. J. Holzmann, The Spin Model Checker, IEEE T rans.on Soft w ar Engineering, V ol. 23, N. 5, May 1997, pp. 279-295
- [29] url: http://www.trainweb.com

